

Whitepaper

NVIDIA's Next Generation CUDA[™] Compute Architecture:



Table of Contents

A Brief History of GPU Computing
The G80 Architecture
NVIDIA's Next Generation CUDA Compute and Graphics Architecture, Code-Named "Fermi"
A Quick Refresher on CUDA
Hardware Execution
An Overview of the Fermi Architecture
Third Generation Streaming Multiprocessor
512 High Performance CUDA cores
16 Load/Store Units
Four Special Function Units9
Designed for Double Precision9
Dual Warp Scheduler
64 KB Configurable Shared Memory and L1 Cache10
Summary Table
Second Generation Parallel Thread Execution ISA11
Unified Address Space enables Full C++ Support12
Optimized for OpenCL and DirectCompute
IEEE 32-bit Floating Point Precision13
Improved Conditional Performance through Predication14
Memory Subsystem Innovations
NVIDIA Parallel DataCache™ with Configurable L1 and Unified L2 Cache
First GPU with ECC Memory Support17
Fast Atomic Memory Operations
GigaThread™ Thread Scheduler
10x Faster Application Context Switching
Concurrent Kernel Execution
Introducing NVIDIA Nexus
Conclusion

A Brief History of GPU Computing

The graphics processing unit (GPU), first invented by NVIDIA in 1999, is the most pervasive parallel processor to date. Fueled by the insatiable desire for life-like real-time graphics, the GPU has evolved into a processor with unprecedented floating-point performance and programmability; today's GPUs greatly outpace CPUs in arithmetic throughput and memory bandwidth, making them the ideal processor to accelerate a variety of data parallel applications.

Efforts to exploit the GPU for non-graphical applications have been underway since 2003. By using high-level shading languages such as DirectX, OpenGL and Cg, various data parallel algorithms have been ported to the GPU. Problems such as protein folding, stock options pricing, SQL queries and MRI reconstruction achieved remarkable performance speedups on the GPU. These early efforts that used graphics APIs for general purpose computing were known as GPGPU programs.

While the GPGPU model demonstrated great speedups, it faced several drawbacks. First, it required the programmer to possess intimate knowledge of graphics APIs and GPU architecture. Second, problems had to be expressed in terms of vertex coordinates, textures and shader programs, greatly increasing program complexity. Third, basic programming features such as addressable read and write were not supported, greatly restricting the programming model. Lastly, the lack of double precision support (until recently) meant some scientific applications could not be run on the GPU.

To address these problems, NVIDIA introduced two key technologies—the G80 unified graphics and compute architecture (first introduced in GeForce 8800[®], Quadro FX 5600[®], and Tesla C870[®] GPUs), and CUDA, a software and hardware architecture that enabled the GPU to be programmed with a variety of high level programming languages. Together, these two technologies represented a new way of using the GPU. Instead of programming dedicated graphics units with graphics APIs, the programmer could now write C programs with CUDA extensions and target a general purpose, massively parallel processor. We called this new way of GPU programming "GPU Computing"—it signified broader application support, wider programming language support, and a clear separation from the early "GPGPU" model of programming.

The G80 Architecture

NVIDIA's GeForce 8800 was the product that gave birth to the new GPU Computing model. Introduced in November 2006, the G80 based GeForce 8800 brought several key innovations to GPU Computing:

- G80 was the first GPU to support C, allowing programmers to use the power of the GPU without having to learn a new programming language.
- G80 was the first GPU to replace the separate vertex and pixel pipelines with a single, unified processor that executed vertex, geometry, pixel, and computing programs.
- G80 was the first GPU to utilize a scalar thread processor, eliminating the need for programmers to manually manage vector registers.
- G80 introduced the single-instruction multiple-thread (SIMT) execution model where independent multiple threads execute concurrently using a single instruction.
- G80 introduced shared memory and barrier synchronization for inter-thread communication.

In June 2008, NVIDIA introduced a major revision to the G80 architecture. The second generation unified architecture—GT200 (first introduced in the GeForce GTX 280, Quadro FX 5800, and Tesla T10 GPUs)—increased the number of streaming processor cores (subsequently referred to as CUDA cores) from 128 to 240. Each processor register file was doubled in size, allowing a greater number of threads to execute on-chip at any given time. Hardware memory access coalescing was added to improve memory access efficiency. Double precision floating point support was also added to address the needs of scientific and high-performance computing (HPC) applications.

When designing each new generation GPU, it has always been the philosophy at NVIDIA to improve both existing application performance and GPU programmability; while faster application performance brings immediate benefits, it is the GPU's relentless advancement in programmability that has allowed it to evolve into the most versatile parallel processor of our time. It was with this mindset that we set out to develop the successor to the GT200 architecture.

NVIDIA's Next Generation CUDA Compute and Graphics Architecture, Code-Named "Fermi"

The Fermi architecture is the most significant leap forward in GPU architecture since the original G80. G80 was our initial vision of what a unified graphics and computing parallel processor should look like. GT200 extended the performance and functionality of G80. With Fermi, we have taken all we have learned from the two prior processors and all the applications that were written for them, and employed a completely new approach to design to create the world's first computational GPU. When we started laying the groundwork for Fermi, we gathered extensive user feedback on GPU computing since the introduction of G80 and GT200, and focused on the following key areas for improvement:

- While single precision floating point performance was on the order of ten times the performance of desktop CPUs, some GPU computing applications desired more double precision performance as well.
- ECC memory so some GPU computing users could deploy large numbers of GPUs in datacenter installations.
- Some parallel algorithms were unable to use the GPU shared memory, and users requested a true cache architecture to aid them.
- Many CUDA programmers requested more than 16 KB of SM shared memory to speed up their applications.
- Users requested faster context switches between application programs and faster graphics and computing interoperation.
- Users requested faster read-modify-write atomic operations for their parallel algorithms.


With these requests in mind, the Fermi team designed a processor that greatly increases raw compute horsepower, and through architectural innovations, also offers dramatically increased programmability and compute efficiency. The key architectural highlights of Fermi are:

• Third Generation Streaming Multiprocessor (SM)

- 32 CUDA cores per SM, 4x over GT200
- 8x the peak double precision floating point performance over GT200
- Dual Warp Scheduler that schedules and dispatches two warps of 32 threads per clock
- o 64 KB of RAM with a configurable partitioning of shared memory and L1 cache
- Second Generation Parallel Thread Execution ISA
 - Unified Address Space with Full C++ Support
 - Optimized for OpenCL and DirectCompute
 - Full IEEE 754-2008 32-bit and 64-bit precision
 - Full 32-bit integer path with 64-bit extensions
 - Memory access instructions to support transition to 64-bit addressing
 - Improved Performance through Predication
- Improved Memory Subsystem
 - NVIDIA Parallel DataCache[™] hierarchy with Configurable L1 and Unified L2 Caches
 - First GPU with ECC memory support
 - o Greatly improved atomic memory operation performance
- NVIDIA GigaThread[™] Engine
 - 10x faster application context switching
 - Concurrent kernel execution
 - Out of Order thread block execution
 - Dual overlapped memory transfer engines

A Quick Refresher on CUDA

CUDA is the hardware and software architecture that enables NVIDIA GPUs to execute programs written with C, C++, Fortran, OpenCL, DirectCompute, and other languages. A CUDA program calls parallel kernels. A kernel executes in parallel across a set of parallel threads. The programmer or compiler organizes these threads in thread blocks and grids of thread blocks. The GPU instantiates a kernel program on a grid of parallel thread blocks. Each thread within a thread block executes an instance of the kernel, and has a thread ID within its thread block, program counter, registers, per-thread private memory, inputs, and



CUDA Hierarchy of threads, blocks, and grids, with corresponding per-thread private, per-block shared, and per-application global memory spaces. output results.

A thread block is a set of concurrently executing threads that can cooperate among themselves through barrier synchronization and shared memory. A thread block has a block ID within its grid.


A grid is an array of thread blocks that execute the same kernel, read inputs from global memory, write results to global memory, and synchronize between dependent kernel calls. In the CUDA parallel programming model, each thread has a per-thread private memory space, used for register spills, function calls, and C automatic array variables. Each thread block has a per-Block shared memory space, used for inter-thread communication, data sharing, and result sharing in parallel algorithms. Grids of thread blocks share results in Global Memory space after kernel-wide global synchronization.

Hardware Execution

CUDA's hierarchy of threads maps to a hierarchy of processors on the GPU; a GPU executes one or more kernel grids; a streaming multiprocessor (SM) executes one or more thread blocks; and CUDA cores and other execution units in the SM execute threads. The SM executes threads in groups of 32 threads called a warp. While programmers can generally ignore warp execution for functional correctness and think of programming one thread, they can greatly improve performance by having threads in a warp execute the same code path and access memory in nearby addresses.

An Overview of the Fermi Architecture

The first Fermi based GPU, implemented with 3.0 billion transistors, features up to 512 CUDA cores. A CUDA core executes a floating point or integer instruction per clock for a thread. The 512 CUDA cores are organized in 16 SMs of 32 cores each. The GPU has six 64-bit memory partitions, for a 384-bit memory interface, supporting up to a total of 6 GB of GDDR5 DRAM memory. A host interface connects the GPU to the CPU via PCI-Express. The GigaThread global scheduler distributes thread blocks to SM thread schedulers.




Fermi's 16 SM are positioned around a common L2 cache. Each SM is a vertical rectangular strip that contain an orange portion (scheduler and dispatch), a green portion (execution units), and light blue portions (register file and L1 cache).

Third Generation Streaming Multiprocessor


The third generation SM introduces several architectural innovations that make it not only the most powerful SM yet built, but also the most programmable and efficient.

512 High Performance CUDA cores

Each SM features 32 CUDA processors—a fourfold increase over prior SM designs. Each CUDA processor has a fully pipelined integer arithmetic logic unit (ALU) and floating



point unit (FPU). Prior GPUs used IEEE 754-1985 floating point arithmetic. The Fermi architecture implements the new IEEE 754-2008 floating-point standard, providing the fused multiply-add (FMA) instruction for both single and double precision arithmetic. FMA improves over a multiply-add (MAD) instruction by doing the multiplication and addition with a single final rounding step, with no loss of precision in the addition. FMA is more accurate than performing the operations



Fermi Streaming Multiprocessor (SM)

separately. GT200 implemented double precision FMA.

In GT200, the integer ALU was limited to 24-bit precision for multiply operations; as a result, multi-instruction emulation sequences were required for integer arithmetic. In Fermi, the newly designed integer ALU supports full 32-bit precision for all instructions, consistent with standard programming language requirements. The ALU is optimized to efficiently support 64-bit and extended precision operations. Various instructions are supported, including Boolean, shift, move, compare, convert, bit-field extract, bit-reverse insert, and population count.

16 Load/Store Units


Each SM has 16 load/store units, allowing source and destination addresses to be calculated for sixteen threads per clock. Supporting units load and store the data at each address to cache or DRAM.

Four Special Function Units

Special Function Units (SFUs) execute transcendental instructions such as sin, cosine, reciprocal, and square root. Each SFU executes one instruction per thread, per clock; a warp executes over eight clocks. The SFU pipeline is decoupled from the dispatch unit, allowing the dispatch unit to issue to other execution units while the SFU is occupied.

Designed for Double Precision

Double precision arithmetic is at the heart of HPC applications such as linear algebra, numerical simulation, and quantum chemistry. The Fermi architecture has been specifically designed to offer unprecedented performance in double precision; up to 16 double precision fused multiply-add operations can be performed per SM, per clock, a dramatic improvement over the GT200 architecture.




Double Precision Application Performance

Early performance evaluations show Fermi performing up to 4.2x faster than GT200 in double precision applications.

Dual Warp Scheduler

The SM schedules threads in groups of 32 parallel threads called warps. Each SM features two warp schedulers and two instruction dispatch units, allowing two warps to be issued and executed concurrently. Fermi's dual warp scheduler selects two warps, and issues one instruction from each warp to a group of sixteen cores, sixteen load/store units, or four SFUs. Because warps execute independently, Fermi's scheduler does not need to check for dependencies from within the instruction stream. Using this elegant model of dual-issue, Fermi achieves near peak hardware performance.



Most instructions can be dual issued; two integer instructions, two floating instructions, or a mix of integer, floating point, load, store, and SFU instructions can be issued concurrently. Double precision instructions do not support dual dispatch with any other operation.

64 KB Configurable Shared Memory and L1 Cache

One of the key architectural innovations that greatly improved both the programmability and performance of GPU applications is on-chip shared memory. Shared memory enables threads within the same thread block to cooperate, facilitates extensive reuse of on-chip data, and greatly reduces off-chip traffic. Shared memory is a key enabler for many high-performance CUDA applications.

G80 and GT200 have 16 KB of shared memory per SM. In the Fermi architecture, each SM has 64 KB of on-chip memory that can be configured as 48 KB of Shared memory with 16 KB of L1 cache or as 16 KB of Shared memory with 48 KB of L1 cache.

For existing applications that make extensive use of Shared memory, tripling the amount of Shared memory yields significant performance improvements, especially for problems that are

bandwidth constrained. For existing applications that use Shared memory as software managed cache, code can be streamlined to take advantage of the hardware caching system, while still having access to at least 16 KB of shared memory for explicit thread cooperation. Best of all, applications that do not use Shared memory automatically benefit from the L1 cache, allowing high performance CUDA programs to be built with minimum time and effort.

Summary Table

GPU	G80	GT200	Fermi
Transistors	681 million	1.4 billion	3.0 billion
CUDA Cores	128	240	512
Double Precision Floating	None	30 FMA ops / clock	256 FMA ops /clock
Point Capability			
Single Precision Floating	128 MAD	240 MAD ops /	512 FMA ops /clock
Point Capability	ops/clock	clock	
Warp schedulers (per SM)	1	1	2
Special Function Units	2	2	4
(SFUs) / SM			
Shared Memory (per SM)	16 KB	16 KB	Configurable 48 KB or
			16 KB
L1 Cache (per SM)	None	None	Configurable 16 KB or
			48 KB
L2 Cache (per SM)	None	None	768 KB
ECC Memory Support	No	No	Yes
Concurrent Kernels	No	No	Up to 16
Load/Store Address Width	32-bit	32-bit	64-bit

Second Generation Parallel Thread Execution ISA

Fermi is the first architecture to support the new Parallel Thread eXecution (PTX) 2.0 instruction set. PTX is a low level virtual machine and ISA designed to support the operations of a parallel thread processor. At program install time, PTX instructions are translated to machine instructions by the GPU driver.

The primary goals of PTX are:


- Provide a stable ISA that spans multiple GPU generations
- Achieve full GPU performance in compiled applications
- □ Provide a machine-independent ISA for C, C++, Fortran, and other compiler targets.
- Provide a code distribution ISA for application and middleware developers
- Provide a common ISA for optimizing code generators and translators, which map PTX to specific target machines.
- □ Facilitate hand-coding of libraries and performance kernels
- Provide a scalable programming model that spans GPU sizes from a few cores to many parallel cores

PTX 2.0 introduces several new features that greatly improve GPU programmability, accuracy, and performance. These include: full IEEE 32-bit floating point precision, unified address space for all variables and pointers, 64-bit addressing, and new instructions for OpenCL and DirectCompute. Most importantly, PTX 2.0 was specifically designed to provide full support for the C++ programming language.

Unified Address Space enables Full C++ Support

Fermi and the PTX 2.0 ISA implement a unified address space that unifies the three separate address spaces (thread private local, block shared, and global) for load and store operations. In PTX 1.0, load/store instructions were specific to one of the three address spaces; programs could load or store values in a specific target address space known at compile time. It was difficult to fully implement C and C++ pointers since a pointer's target address space may not be known at compile time, and may only be determined dynamically at run time.

With PTX 2.0, a unified address space unifies all three address spaces into a single, continuous address space. A single set of unified load/store instructions operate on this address space, augmenting the three separate sets of load/store instructions for local, shared and global. The 40-bit unified address space supports a Terabyte of addressable memory, and the load/store ISA supports 64-bit addressing for future growth.



Separate Address Spaces

The implementation of a unified address space enables Fermi to support true C++ programs. In C++, all variables and functions reside in objects which are passed via pointers. PTX 2.0 makes

it possible to use unified pointers to pass objects in any memory space, and Fermi's hardware address translation unit automatically maps pointer references to the correct memory space.

Fermi and the PTX 2.0 ISA also add support for C++ virtual functions, function pointers, and 'new' and 'delete' operators for dynamic object allocation and de-allocation. C++ exception handling operations 'try' and 'catch' are also supported.

Optimized for OpenCL and DirectCompute


OpenCL and DirectCompute are closely related to the CUDA programming model, sharing the key abstractions of threads, thread blocks, grids of thread blocks, barrier synchronization, perblock shared memory, global memory, and atomic operations. Fermi, a third-generation CUDA architecture, is by nature well-optimized for these APIs. In addition, Fermi offers hardware support for OpenCL and DirectCompute surface instructions with format conversion, allowing graphics and compute programs to easily operate on the same data. The PTX 2.0 ISA also adds support for the DirectCompute instructions population count, append, and bit-reverse.

IEEE 32-bit Floating Point Precision

Single precision floating point instructions now support subnormal numbers by default in hardware, as well as all four IEEE 754-2008 rounding modes (nearest, zero, positive infinity, and negative infinity).

Subnormal numbers are small numbers that lie between zero and the smallest normalized number of a given floating point number system. Prior generation GPUs flushed subnormal operands and results to zero, incurring a loss of accuracy. CPUs typically perform subnormal calculations in exception-handling software, taking thousands of cycles. Fermi's floating point units handle subnormal numbers in hardware, allowing values to gradually underflow to zero with no performance penalty.

A frequently used sequence of operations in computer graphics, linear algebra, and scientific applications is to multiply two numbers, adding the product to a third number, for example, $D = A \times B + C$. Prior generation GPUs accelerated this function with the multiply-add (MAD) instruction that allowed both operations to be performed in a single clock. The MAD instruction performs a multiplication with truncation, followed by an addition with round-to-nearest even. Fermi implements the new fused multiply-add (FMA) instruction for both 32-bit single-precision and 64-bit double-precision floating point numbers (GT200 supported FMA only in double precision) that improves upon multiply-add by retaining full precision in the intermediate stage. The increase in precision benefits a number of algorithms, such as rendering fine intersecting geometry, greater precision in iterative mathematical calculations, and fast, exactly-rounded division and square root operations.



Improved Conditional Performance through Predication


In the Fermi ISA, the native hardware predication support used for divergent thread management is now available at the instruction level. Predication enables short conditional code segments to execute efficiently with no branch instruction overhead.

Memory Subsystem Innovations

NVIDIA Parallel DataCache[™] with Configurable L1 and Unified L2 Cache


Working with hundreds of GPU computing applications from various industries, we learned that while Shared memory benefits many problems, it is not appropriate for all problems. Some algorithms map naturally to Shared memory, others require a cache, while others require a combination of both. The optimal memory hierarchy should offer the benefits of both Shared memory and cache, and allow the programmer a choice over its partitioning. The Fermi memory hierarchy adapts to both types of program behavior.

Adding a true cache hierarchy for load / store operations presented significant challenges. Traditional GPU architectures support a read-only "load" path for texture operations and a write-only "export" path for pixel data output. However, this approach is poorly suited to executing general purpose C or C++ thread programs that expect reads and writes to be ordered. As one example: spilling a register operand to memory and then reading it back creates a read after write hazard; if the




read and write paths are separate, it may be necessary to explicitly flush the entire write / "export" path before it is safe to issue the read, and any caches on the read path would not be coherent with respect to the write data.

The Fermi architecture addresses this challenge by implementing a single unified memory request path for loads and stores, with an L1 cache per SM multiprocessor and unified L2 cache that services all operations (load, store and texture). The per-SM L1 cache is configurable to support both shared memory and caching of local and global memory operations. The 64 KB memory can be configured as either 48 KB of Shared memory with 16 KB of L1 cache, or 16 KB of Shared memory with 48 KB of L1 cache. When configured with 48 KB of shared memory, programs that make extensive use of shared memory (such as electrodynamic simulations) can perform up to three times faster. For programs whose memory accesses are not known beforehand, the 48 KB L1 cache configuration offers greatly improved performance over direct access to DRAM.



Radix Sort using Shared Memory



PhysX Fluid Collision for Convex Shapes

300% 250% 200% 150% 100% 50% 0% GT200 Architecture Fermi Architecture In either configuration, the L1 cache also helps by caching temporary register spills of complex programs. Prior generation GPUs spilled registers directly to DRAM, increasing access latency. With the L1 cache, performance scales gracefully with increased temporary register usage.

Fermi features a 768 KB unified L2 cache that services all load, store, and texture requests. The L2 provides efficient, high speed data sharing across the GPU. Algorithms for which data addresses are not known beforehand, such as physics solvers. raytracing, and sparse matrix multiplication especially benefit from the cache hierarchy. Filter and convolution kernels that require multiple SMs to read the same data also benefit.

Physics algorithms such as fluid simulations especially benefit from Fermi's caches. For convex shape collisions, Fermi is 2.7x faster than GT200.

First GPU with ECC Memory Support

Fermi is the first GPU to support Error Correcting Code (ECC) based protection of data in memory. ECC was requested by GPU computing users to enhance data integrity in high performance computing environments. ECC is a highly desired feature in areas such as medical imaging and large-scale cluster computing.

Naturally occurring radiation can cause a bit stored in memory to be altered, resulting in a soft error. ECC technology detects and corrects single-bit soft errors before they affect the system. Because the probability of such radiation induced errors increase linearly with the number of installed systems, ECC is an essential requirement in large cluster installations.

Fermi supports Single-Error Correct Double-Error Detect (SECDED) ECC codes that correct any single bit error in hardware as the data is accessed. In addition, SECDED ECC ensures that all double bit errors and many multi-bit errors are also be detected and reported so that the program can be re-run rather than being allowed to continue executing with bad data.

Fermi's register files, shared memories, L1 caches, L2 cache, and DRAM memory are ECC protected, making it not only the most powerful GPU for HPC applications, but also the most reliable. In addition, Fermi supports industry standards for checking of data during transmission from chip to chip. All NVIDIA GPUs include support for the PCI Express standard for CRC check with retry at the data link layer. Fermi also supports the similar GDDR5 standard for CRC check with retry (aka "EDC") during transmission of data across the memory bus.

Fast Atomic Memory Operations

Atomic memory operations are important in parallel programming, allowing concurrent threads to correctly perform read-modify-write operations on shared data structures. Atomic operations such as add, min, max, and compare-and-swap are atomic in the sense that the read, modify, and write operations are performed without interruption by other threads. Atomic memory operations are widely used for parallel sorting, reduction operations, and building data structures in parallel without locks that serialize thread execution.

Thanks to a combination of more atomic units in hardware and the addition of the L2 cache, atomic operations performance is up to 20× faster in Fermi compared to the GT200 generation.

GigaThread[™] Thread Scheduler


One of the most important technologies of the Fermi architecture is its two-level, distributed thread scheduler. At the chip level, a global work distribution engine schedules thread blocks to various SMs, while at the SM level, each warp scheduler distributes warps of 32 threads to its execution units. The first generation GigaThread engine introduced in G80 managed up to 12,288 threads in realtime. The Fermi architecture improves on this foundation by providing not only greater thread throughput, but dramatically faster context switching, concurrent kernel execution, and improved thread block scheduling.

10x Faster Application Context Switching

Like CPUs, GPUs support multitasking through the use of context switching, where each program receives a time slice of the processor's resources. The Fermi pipeline is optimized to reduce the cost of an application context switch to below 25 microseconds, a significant improvement over last generation GPUs. Besides improved performance, this allows developers to create applications that take greater advantage of frequent kernel-to-kernel communication, such as fine-grained interoperation between graphics and PhysX applications.

Concurrent Kernel Execution

Fermi supports concurrent kernel execution, where different kernels of the same application context can execute on the GPU at the same time. Concurrent kernel execution allows programs that execute a number of small kernels to utilize the whole GPU. For example, a PhysX program may invoke a fluids solver and a rigid body solver which, if executed sequentially, would use only half of the available thread processors. On the Fermi architecture, different kernels of the same CUDA context can execute concurrently, allowing maximum utilization of GPU resources. Kernels from different application contexts can still run sequentially with great efficiency thanks to the improved context switching performance.



Introducing NVIDIA Nexus

NVIDIA Nexus is the first development environment designed specifically to support massively parallel CUDA C, OpenCL, and DirectCompute applications. It bridges the productivity gap between CPU and GPU code by bringing parallel-aware hardware source code debugging and performance analysis directly into Microsoft Visual Studio, the most widely used integrated application development environment under Microsoft Windows.

Nexus allows Visual Studio developers to write and debug GPU source code using exactly the same tools and interfaces that are used when writing and debugging CPU code, including source and data breakpoints, and memory inspection. Furthermore, Nexus extends Visual Studio functionality by offering tools to manage massive parallelism, such as the ability to focus and debug on a single thread out of the thousands of threads running parallel, and the ability to simply and efficiently visualize the results computed by all parallel threads.

Nexus is the perfect environment to develop co-processing applications that take advantage of both the CPU and GPU. It captures performance events and information across both processors, and presents the information to the developer on a single correlated timeline. This allows developers to see how their application behaves and performs on the entire system, rather than through a narrow view that is focused on a particular sub-system or processor.

	amples.90 (Debugging) - Microsoft Visual Stu	dio (Administrator)				8
File Edit View	v Project Build Debug Nexus Tool	ls Test Window Help				
🗊 • 🛅 • 💕 l	🗐 🖉 🕹 🗈 🙈 🖉 - 🔍 💭 层	🕹 🕨 Debug 🔹 Win32 🔹 🍻 d_vbo_t	buffer 👻 🚽 🖏	🚰 🐋 🛠 💽 🖸 📲 🔛 🔟	📰 CUDA (0,0,0), (0,0,0) 🖕	
▶ n 📾 ci l	🔶 🗺 🗐 🖕 Hex 😪 🔂 📲 🗄 📆	Na Na An 字字 目 일 🗆 위 다 위 다 위 A A Q				
		Name> • 🖤 😵 Stack Frame: Module: 60956632 - [0]_Z9n • _				
olution Explorer -			•			
		matrixMul_kernel.cu	÷ ,	Nexus CUDA Device Summary		-
🗟 🚱 🕼 🖧		<pre>// Loop over all the sub-matrices of</pre>		Name	Details	
Solution 'Nexus CUDA Samples.90' (3 projects) // required to compute the			-matrix	🗉 🛄 Devices		
		<pre>for (int a = aBegin, b = bBegin;</pre>		Device 0		
👜 🛄 inc		a += aStep, b += bStep) (B Device 1		
😑 🗁 src		a + aboop, b + bboop, (☐ Context 2772376	Device 0	
ma	atrixMul.cu	// Declaration of the shared memo	ory array As used to	Module 60956632	c:/ProgramData/NVIDIA Nexus 1.0/Samples/CUDA/De	
NVIDIA Nexu	is - CUDA Focus Picker	// store the sub-matrix of A			Z9matrixMulPfS S ii<<<(8.5),(16.16.1), 0>>>	ebug
•		sharedfloat As[BLOCK_SIZE][H	BLOCK_SIZE];	🖃 🌐 Grid		
	Dimensions			Block 0	Warp Mask: 0x00000FF	
Block:	0.0.0 8.5.1	<pre>// Declaration of the shared memo</pre>	ory array Bs used to	≞ Warp 0	Active Mask: 0xFFFFFFF, PC: 0x000703E8, matrixN	Mul_k
BIOCK	0, 0, 0	// store the sub-matrix of B	Andrewski Monte An	■ Warp 1	Active Mask: 0xFFFFFFF, PC: 0x000703E8,	
Thread: 0.0.0 16.16.1sharedfloat Bs[BLOCK_SIZE][B		BLOCK_SIZE];	≣ Warp 2	Active Mask: 0xFFFFFFF, PC: 0x000703E8,		
		<pre>// Load the matrices from device</pre>	🚊 🗄 🗄 🗄		Active Mask: 0xFFFFFFF, PC: 0x000703E8,	
(i) Exampl		<pre>// Load the matrices from device // to shared memory; each thread</pre>		■ Warp 4	Active Mask: 0xFFFFFFF, PC: 0x000703E8,	
	block index 129	// one element of each matrix	Idaus	≡ Warp 5	Active Mask: 0xFFFFFFF, PC: 0x000703E8.	
	ordinates 10, 0					
				= Wam 6	Active Mask: 0xEEEEEEE PC: 0x000703E8	
20, 31010	coordinates 10, 5	$\lambda S(ty, tx) = \lambda[a + w\lambda * ty + tx];$ BS(ty, tx) = B[b + wB * ty + tx];		≣ Warp 6 ≣ Warp 7	Active Mask: 0xFFFFFFF, PC: 0x000703E8, Active Mask: 0xFFFFFFFF, PC: 0x000703E8	
20, 3 101 0		AS(ty, tx) = A[a + wA * ty + tx]; BS(ty, tx) = B[b + wB * ty + tx];		i≣ Warp 6 ≣ Warp 7	Active Mask: 0xFFFFFFF, PC: 0x000703E8, Active Mask: 0xFFFFFFF, PC: 0x000703E8,	
20, 31010	OK Cancel		;			
20, 51010		BS(ty, tx) = B[b + wB * ty + tx];	;			
	OK Cancel	<pre>BS(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the r</pre>	;			
Solution Explore	OK Cancel	<pre>BS(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the r synchreads();</pre>	;		Active Mask: 0xFFFFFFF, PC: 0x000703E8,	• 4
Solution Explore	OK Cancel	<pre>BS(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the r synchreads();</pre>	; matrices are loaded ,		Active Mask: 0xFFFFFFF, PC: 0x000703E8,	* ¢
Solution Explore cals Vame	OK Cancel If \$Z_2^{*}Class View\$ Value Value (x = 16, y = 16, z = 1)	BS(ty, tx) = B[b + wB * ty + tx), // Synchronize to make sure the s 	; matrices are loaded , X Memory1	≞ Warp 7	Active Mask: 0xFFFFFFF, PC: 0x000703E8.	
Solution Explore cals Jame 3 @ blockDim 3 @ gridDim	OK Cancel xr Z ² ₂ Class View Value (x = 16, y = 16, z = 1) (x = 8, y = 5, z = 1)	BS(ty, tx) = B(b + wB * ty + tx); // Synchronize to make sure the s 	; matrices are loaded , Memory1 Address: 0x0000024	■ Warp 7	Active Mask: 0xFFFFFFF, PC: 0x000703E8, • (d) [Columns: Auto 1 41 3e 6c e7 58 67 7 e8th-48c>, 0x, 1A2-15 0 4a 1 6 50 0 5 8 f c1 1 c77-467-187-187, 2x, 1A2-15	57. 20.
Solution Explore cals Varme ? @ blockDim] @ gridDim] @ As	OK Cancel Value $(x = 16, y = 16, z = 1)$ $(x = 36, y = 5, z = 1)$ $(x = 0, y = 5, z = 1)$ $(x = 0, 0.200546, 0.23432112, 0.000044)$ $(x = 0, 0.200546, 0.23432112, 0.000044)$	BS(ty, tx) = B[b + wB * ty + tx]. // Synchronize to make sure the s 	<pre>x Memory1 Address 0x0000024 0x0000024 9c e9 4d 3 0x0000024 9c e9 4d 3 0x0000024 fe ad 1ce 0x0000025 fe ad 1ce 0x000005 fe ad 1ce 0x00005 fe ad 1ce 0x00005 fe ad 1ce 0x00005 fe ad 1ce 0x0005 fe ad 1ce 0x005 fe ad 0x005 fe ad</pre>	■ Warp 7	Active Mask: 0xFFFFFFF, PC: 0x000703E8, • (c) Columns: Auto 21. 41. 3a. 6c. e7. 35. 37. 7f. e8/0x46a5x, 0x, 1, 12×25 04. 3a. 16. 45. 07. 3f. 7f. 1. c77-e747; 78/0x, 4, 5, 1, 7 05. 8c. 7f. 44. ac. c7. c4. 1, c7, 75, 75, re-3, re-3, 76, 700, re-3, re-3, 760, re-3, re-3, 760, re-3,	57. 20. Èça
Solution Explore cals Vame 9 gridDim 9 gridDim 9 gridDim 9 gridDim 9 gridDim 9 gridDim 9 gridDim	OK Cancel vr Zg Class View Value (x = 56, y = 16, z = 1) (x = 6, y = 5, z = 1) 0x0000024 (0.20105846, 0.23452112, 0.2 0x0000024 (0.20105846, 0.23452112, 0.2	B3 (ty, tx) = B(b + wB * ty + tx); // Synchronize to make sure the n synchronize to make sure the n with the synchronize to make sure the n with the synchronize to make sure the n with the synchronize to make sure the synchronize to make synchronize to make synchronize to make sure the synchronize to m	Memory1 Address: 0x00000024 0x00000024 See 9 4d 3 0x0000000 63 3f c3 59 0x0000000 3f ca 3d 1a ce	₩amp 7 ie a0 f1 6f 3a 0c f9 85 3a 82 17 4d 4b 3f 51 55 48 3f 0a a1 15 0d 3f 5a 3d ad 3e 42 77 13 6c 21 56 1 ac 42 772 13 6c 21 56 4 ac 42 772	Active Mask: 0xFFFFFFF, PC: 0x000703E8,	57. 20. 20.
Solution Explore cals Name @ pidDim @ pidDim @ pidDim @ p [0] @ p [1]	OK Cancel Value (x = 16, y = 16, z = 1) (x = 16, y = 5, z = 1) (x = 3, y = 5, z = 1) 0x0000024 (0,02008546, 0,023452112, 0,0 0,00000040,00,02345212,0,0 0x0000024 (0,02008546, 0,02345212,0,0,02345212,0,0) 0,00000040,00,02345247,0,02345242,0,0)	BS(ty, tx) = B(b + wB * ty + tx). // Synchronize to make sure the s aynothreads(); w	x Memory1 Address.0x0000024 0x00000034 Sc 49 c 49 c 43 0x00000035 c 33 c 35 c 0x00000005 c 33 c 35 c 5 0x00000005 c 33 c 35 s 5 0x00000005 c 35 s 5 0x0000005 c 35 s 5 0x00000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x000005 c 35 s 5 0x0000005 c 35 s 5 0x000000005 c 35 s 5 0x0000000005 c 35 s 5 0x00000000000000000000000000000000000	■ Warp 7 Is a0 f1 6f 3a 0c f9 85 3a 62 17 4d 4b 3f 51 55 48 3f 0a a1 15 0d 3f 51 55 48 3f 0a a1 15 0d 3f 51 36 48 42 71 15 df c1 3f 61 3a 42 a2 15 df c2 15 61 3a 42 a2 16 ad c7 3b ad dd 3a 42	Active Mask: 0xFFFFFFF, PC: 0x000703E8, • (c) Columns: Auto 21. 41. 3a. 6c. e7. 35. 37. 7f. e8/0x46a5x, 0x, 1, 12×25 04. 3a. 16. 45. 07. 3f. 7f. 1. c77-e747; 78/0x, 4, 5, 1, 7 05. 8c. 7f. 44. ac. c7. c4. 1, c7, 75, 75, re-3, re-3, 76, 700, re-3, re-3, 760, re-3, re-3, 760, re-3,	5?. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals > blockDim = @ gridDim = @ As = @ [0] = @ (1] = @ (2]	OK Cancel vt 22; Class View Value (x = 5, y = 16, z = 1) (x = 6, y = 5, z = 1) (x = 0, y = 5, z = 1) 0x000024 (0x018646, 0.23432112, 0.2 0x0000024 (0x018646, 0.23432112, 0.2 0x000004 (0x812547, 0.2189282, 0.1 0x0000004 (0x812547, 0.2189282, 0.1 0x000004 (0x812547, 0.189282, 0.1	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the J aynothronize to make sure the J 	x Memory1 Address: 0x00000024 0x00000024 9c e9 4d 3 0x00000009 63 8f 3f 3f 0x00000003 sf 2d 39 d 12 0x00000003 sf 2d 39 d 12 0x000000075 eb 43 75 3 0x00000075 eb 43 75 3	₩ Warp 7 Is 40 f1 6c 50 0c f2 55 30 02 15 50 f1 55 50 30 02 15 50 f1 55 50 30 02 15 50 f1 50 50 30 40 30 40 40 77 15 60 f1 50 50 30 40 30 40 40 77 15 60 40 30 50 40 30 40 77 15 60 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 40 40 40 77 15 60 40 40 40 40 40 40 40 40 40 40 40 40 40	• (a) Columns; Auto • (b) Columns; Auto 21 41.3e. 6c. e7.35.37.7f. e80+830-3.01.18-105 94.3e. 16.45.07.7f. e80+830-3.01.18-105 95.8e. 16.45.07.7f. e80+830-3.01.18-105 96.8e. 16.55.07.7f. e80+830-9.01.01.18-105 96.8e. 16.55.07.07.7f.18.18-105 96.8e. 16.55.07.07.7f.18.18-105 96.8e. 16.8e. 1	57. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals lame 3 @ blockDim 3 @ gridDim 1 @ As — 12 @ [0] — 12 @ [1] — 12 @ [2] — 12 @ [3]	OK Cancel Value (x = 16, y = 16, z = 1) (x = 16, y = 5, z = 1) (x = 30, y = 5, z = 1) 0x0000024 (0, 0.20108546, 0, 0.23452112, 0, 0.0000004) (0.03108546, 0.0345212, 0, 0.0000004) 0x0000004 (0, 0.031082547, 0, 0.32952112, 0, 0.0000004) (0.05427718, 0.1802118, 0, 0.0000004) 0x0000004 (0, 0.071857, 0, 0.73531, 0, 0.51) (0.071857, 0, 0.73531, 0, 0.51)	BS(ty, tx) = B(b + wB * ty + tx). // Synchronize to make sure the s aynothroads (); 	x Memory1 Address 0x000024 CCC000035 45 45 45 4 CCC0000035 45 45 45 4 CCC0000037 45 45 45 45 CCC0000078 45 45 75 45 CCC0000078 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC000000000 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC0000000000 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC000000000 45 45 75 45 45 CCC00000000 45 45 75 45 45 CCC000000000 45 45 75 45 45 CCC0000000000000000000000000000000000	₩ Warp 7 ie 40 f1 6f 3e 0c f9 85 3e 62 17 44 6b 32 51 55 48 3f 0a 41 50 3f 75 85 40 84 42 77 16 56 46 34 42 77 16 56 46 34 42 77 16 56 46 77 89 36 3e 85 77 44 16 36 46 3f 57 18 93 3e 85 76 44 16 36 46 3f 57 18 93 3e 85 76 44 16 36 46 3f 57 18 95 3e 76 48 57 44	Active Mask: 0xFFFFFFF, PC: 0x000703E8, (a) Columns: Auto (b) Columns: Auto (c) Column	57. 20. 20. 20. 20. 20. 20. 20. 20.
Solution Explore cals Jame J → BlockDim J → gridDim J → Go - E → [0] - E → [0] - E → [2] - E → [2] - E → [2] - E → [2]	OK Cancel Value (x = 5, y = 16, z = 1) (x = 5, y = 15, z = 1) 0x0000024 ((0, 20108646, 0, 23432112, 0, 2 0x0000024 (0, 20108646, 0, 23432112, 0, 2 0x0000004 (0, 20108647, 0, 23432112, 0, 2 0x0000004 (0, 20108647, 0, 23432112, 0, 2 0x0000004 (0, 20108647, 0, 23432112, 0, 2 0x000004 (0, 20108647, 0, 23432112, 0, 2 0x000004 (0, 20108647, 0, 23432112, 0, 2 0x000004 (0, 20108647, 0, 23432112, 0, 2 0x00004 (0, 20108647, 0, 23432112, 0, 2 0x00004 (0, 20108647, 0, 23432112, 0, 2 0x00004 (0, 20108647, 0, 23432112, 0, 2 0x0004 (0, 20108647, 0, 23432112, 0, 2 0x0047,	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the r aynothroad(); *	Memory 1 Address 0x0000024 50 + 65 + 41 ± 50 ± 50 ± 50 ± 50 ± 50 ± 50 ± 50 ± 5	₩ Warp 7 10 0 0 5 8 5 0 0 10 0 1 5 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 1 1 1 <td< td=""><td>(e) Columns: Auto (e) Column: Auto (e) Column:</td><td>57. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20</td></td<>	(e) Columns: Auto (e) Column:	57. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals Vame ○ ØsokDim ○ ØsokDim ○ ØsokDim ○ ØsokDim ○ ØsokDim □ Ø ØsokDim □ ØsokDim	OK Cancel Value (x = 16, y = 16, z = 1) (x = 16, y = 5, z = 1) (x = 3, y = 5, z = 1) 0x0000024 (0, 0.20108546, 0, 0.23452112, 0, 0.0000004) (0, 0.2345212, 0, 0.2345212, 0, 0.0000004) 0x0000004 (0, 0.20108546, 0, 0.23452112, 0, 0.0000004) (0, 0.254527, 0, 0.23552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.25552, 0, 0.2	BS(ty, tx) = B(b + wB * ty + tx). // Synchronize to make sure the s aynothroads (); 	Memory1 Address: 0x0000024 0x00000024 0x00000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000004 0x000000024 0x000000004 0x0000	Warp 7 Warp	Active Mask: 0xFFFFFFF, PC: 0x000703E8,	57. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals Name 3	OK Cancel Value {x = 16, y = 16, z = 1} (x = 6, y = 5, z = 1) Voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, y = 5, z = 1) voluce (x = 10, z = 1)	BS(ty, tx) = B(b + wB * ty + tx). // Synchronize to make sure the s 	Memory1 Address: 0x0000024 0x00000024 0x00000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000024 0x000000004 0x000000024 0x000000004 0x0000	Warp 7 14 60 f1 67 36 0.5 58 58 52 15 46 57 54 55 45 37 64 36 55 55 57 54 57 64 36 36 27 54 55 45 37 64 36 36 37 37 36 36 36 37 37 36 36 37 36 36 37 36 36 37 36 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36 37 36 36	• (a) Columns: Auto • (a) Columns: Auto 11 41 36 66 a7 58 37 feetholdson b b 21 41 36 66 a7 58 37 feetholdson b	57. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals Name ■ ↓ blockDim ■ ↓ gridDim ■ ↓ gridDim ■ ↓ gridDim ■ ↓ [2] ■ ↓ [2] ■ ↓ [2] ■ ↓ [3] ■ ↓ Bs ↓ a ↓ blockDim	OK Cancel Yalue (x = 5, y = 16, z = 1) (x = 5, y = 16, z = 1) 0x0000024 ((0, 2010846, 0, 23432112, 0, 2 0x0000046, 0, 2018454, 0, 23432112, 0, 2 0x0000046, 0, 20182557, 0, 6373513, 0, 256 0x0000042, (0, 8074575, 0, 6373513, 0, 256 0x0000042, (0, 80645162, 0, 41080667, 0, 0 0	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the I 	Memory 1 Address po0000024 000000024 000000024 0000000004 0000000004 000000004 000000004 000000004 000000004 000000004 000000004 000000004 000000	■ Warp 7 a = 0 f1 f2 a f2 f2 <t< td=""><td>Active Mask: DxFFFFFFF, PC: Dx000703E8, (d) Columns: Auto 14 43 86 66 87 85 85 77 e867-840-9 0.2-1 A3-265 24 41 86 66 87 85 85 77 e867-840-9 0.2-1 A3-265 25 84 15 64 15 66 15 74 e77-807 7271-1 45-1.5, 26 84 15 64 15 66 15 74 e77-807 7271-1 45-1.5, 27 84 27 33 b5 31 36 49 e0u7813-*1077-721- 26 24 27 33 b5 31 37 10 9 e0u7813-*1077-72 27 24 37 38 55 31 37 10 9 e0u7813-*1077-72 26 24 27 33 b5 31 37 10 9 e0u7813-*1077-72 27 24 37 35 b5 31 37 10 9 e0u7813-*1077-72 26 24 24 24 24 24 19 e1u731-2014-2014-2014-2014-2014-2014-2014-201</td><td>57. 20. 20. 20. 20. 20. 27. 27. 27. 27. 27. 27. 27. 27. 27. 27</td></t<>	Active Mask: DxFFFFFFF, PC: Dx000703E8, (d) Columns: Auto 14 43 86 66 87 85 85 77 e867-840-9 0.2-1 A3-265 24 41 86 66 87 85 85 77 e867-840-9 0.2-1 A3-265 25 84 15 64 15 66 15 74 e77-807 7271-1 45-1.5, 26 84 15 64 15 66 15 74 e77-807 7271-1 45-1.5, 27 84 27 33 b5 31 36 49 e0u7813-*1077-721- 26 24 27 33 b5 31 37 10 9 e0u7813-*1077-72 27 24 37 38 55 31 37 10 9 e0u7813-*1077-72 26 24 27 33 b5 31 37 10 9 e0u7813-*1077-72 27 24 37 35 b5 31 37 10 9 e0u7813-*1077-72 26 24 24 24 24 24 19 e1u731-2014-2014-2014-2014-2014-2014-2014-201	57. 20. 20. 20. 20. 20. 27. 27. 27. 27. 27. 27. 27. 27. 27. 27
Solution Explore cals Name ● Ø bickbim ● Ø gridbim ● Ø gridbim	OK Cancel Value {\$\$x = 16, y = 16, z = 1\$} {\$x = 26, y = 5, z = 1\$} \$\$\$0000024 (0.20452112, 0. 0.00000046, 0.20432112, 0. 0.00000004 (0.02402112, 0. 0.00000004 (0.02402112, 0.00000046, 0.02403123, 0.0210, 0.00000046, 0.02403123, 0.0210, 0.00000046, 0.02403123, 0.0210, 0.02000046, 0.02403123, 0.0210, 0.02000046, 0.0254575, 0.021033, 0.0210, 0.0000046, 0.0254575, 0.021033, 0.0210, 0.0000046, 0.000046, 0.00004	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the I 	Memory1 Address_0x0000024 0x0000024 50 + 63 41 54 0x00000024 50 + 63 41 54 0x00000014 50 + 63 41 54 0x00000015 51 43 54 0x00000016 51 43 34 54 0x00000017 51 43 154 0x00000012 71 43 355 0x0000012 71 43 355 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155	Image: Ware 7 Is a0 f1 6f 3e 0c f5 85 3e 62 7 44 63 3f 51 55 46 3f 0a e1 15 64 3f 51 55 46 3f 0a e1 16 a0 f1 6f 3e 0c f5 85 3e 62 17 44 64 3f 51 55 46 3f 0a e1 16 a a0 f3 8e 3d a0 a e4 27 72 16 a a0 f3 8e 3d a0 a e4 27 72 16 a a0 f3 8e 3d a0 a e1 17 4f 4f 3e 5 3b 4f 3f a2 b f3 16 a a0 f3 8e 3d a0 a a0 a a1 17 4f 4f 3e 5 3b 4f 3f a2 b f3 18 a0 c1 a0 b a0 a a0 a0 a1 19 a1 a0 b 2f a0 b f4 b7 f4 60 f2 d3 17 4f 13 a5 b 2f a0 b 2f a0 b a0 a1 19 a0 a1 b6 a1 c0 3f 39 11 13 f1 19 a0 a1 b6 a1 c3 39 11 13 f1 19 a0 a1 b6 a1 c3 39 11 13 f1 16 a1 b6 4f b6 4f b7 6f 36 31 39 11 13 f1 15 8f 3a 21 cf 10 3f 64 c3 31 51 13 f1 16 a1 b6 1f b7 16 3f 2f 11 13 f1 16 a1 b6 1f b7 17 30 de 67 13 13 f1	• (e) Columns: Auto • (a) Columns: Auto 12 41 34 6 e7 55 37 fd 55 75 64 16 75 37 edith 46 75 37 fd 75	57. 20. 20. 20. 20. 20. 27. 20. 27. 27. 27. 27. 27. 27. 27. 27. 20. 20. 20. 20. 20. 20. 20. 20. 20. 20
Solution Explore cals Name ● Ø bickbim ● Ø gridbim ● Ø gridbim	OK Cancel Yalue (x = 5, y = 15, z = 1) (x = 5, y = 15, z = 1) 0x0000024 ((0.2018646, 0.23432112, 0.2 0x0000024 (0.2018646, 0.23432112, 0.2 0x0000046 (0.8812547), 0.2189242, 0.1 0x0000044 (0.8012547), 0.2189242, 0.1 0x0000044 (0.8015457, 0.473513, 0.25 0x00000442 ((0.80645162, 0.41080667, 0.1	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the I 	Memory1 Address_0x0000024 0x0000024 50 + 63 41 54 0x00000024 50 + 63 41 54 0x00000014 50 + 63 41 54 0x00000015 51 43 54 0x00000016 51 43 34 54 0x00000017 51 43 154 0x00000012 71 43 355 0x0000012 71 43 355 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155	■ Warp 7 a = 0 f1 f2 a f2 f2 <t< td=""><td>• (e) Columns: Auto • (a) Columns: Auto 12 41 34 6 e7 55 37 fd 55 75 64 16 75 37 edith 46 75 37 fd 75</td><td>57. 20. 20. 20. 20. 20. 27. 27. 27. 27. 27. 27. 27. 27. 27. 27</td></t<>	• (e) Columns: Auto • (a) Columns: Auto 12 41 34 6 e7 55 37 fd 55 75 64 16 75 37 edith 46 75 37 fd 75	57. 20. 20. 20. 20. 20. 27. 27. 27. 27. 27. 27. 27. 27. 27. 27
Solution Explore cals Name	OK Cancel Value {\$\$x = 16, y = 16, z = 1\$} {\$x = 26, y = 5, z = 1\$} \$\$\$0000024 (0.20452112, 0. 0.00000046, 0.20432112, 0. 0.00000004 (0.02402112, 0. 0.00000004 (0.02402112, 0.00000046, 0.02403123, 0.0210, 0.00000046, 0.02403123, 0.0210, 0.00000046, 0.02403123, 0.0210, 0.02000046, 0.02403123, 0.0210, 0.02000046, 0.0254575, 0.021033, 0.0210, 0.0000046, 0.0254575, 0.021033, 0.0210, 0.0000046, 0.000046, 0.00004	B3(ty, tx) = B[b + wB * ty + tx]; // Synchronize to make sure the I 	Memory1 Address_0x0000024 0x0000024 50 + 63 41 54 0x00000024 50 + 63 41 54 0x00000014 50 + 63 41 54 0x00000015 51 43 54 0x00000016 51 43 34 54 0x00000017 51 43 154 0x00000012 71 43 355 0x0000012 71 43 355 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155 0x0000012 71 43 155	Image: Ware 7 Is a0 f1 6f 3e 0c f5 85 3e 62 7 44 63 3f 51 55 46 3f 0a e1 15 64 3f 51 55 46 3f 0a e1 16 a0 f1 6f 3e 0c f5 85 3e 62 17 44 64 3f 51 55 46 3f 0a e1 16 a a0 f3 8e 3d a0 a e4 27 72 16 a a0 f3 8e 3d a0 a e4 27 72 16 a a0 f3 8e 3d a0 a e1 17 4f 4f 3e 5 3b 4f 3f a2 b f3 16 a a0 f3 8e 3d a0 a a0 a a1 17 4f 4f 3e 5 3b 4f 3f a2 b f3 18 a0 c1 a0 b a0 a a0 a0 a1 19 a1 a0 b 2f a0 b f4 b7 f4 60 f2 d3 17 4f 13 a5 b 2f a0 b 2f a0 b a0 a1 19 a0 a1 b6 a1 c0 3f 39 11 13 f1 19 a0 a1 b6 a1 c3 39 11 13 f1 19 a0 a1 b6 a1 c3 39 11 13 f1 16 a1 b6 4f b6 4f b7 6f 36 31 39 11 13 f1 15 8f 3a 21 cf 10 3f 64 c3 31 51 13 f1 16 a1 b6 1f b7 16 3f 2f 11 13 f1 16 a1 b6 1f b7 17 30 de 67 13 13 f1	• (e) Columns: Auto • (a) Columns: Auto 12 41 34 6 e7 55 37 fd 55 75 64 16 75 37 edith 46 75 37 fd 75	70. 20. 20. 20. 20. 20. 20. 20. 2

NVIDIA Nexus integrated development environment

Conclusion

For sixteen years, NVIDIA has dedicated itself to building the world's fastest graphics processors. While G80 was a pioneering architecture in GPU computing, and GT200 a major refinement, their designs were nevertheless deeply rooted in the world of graphics. The Fermi architecture represents a new direction for NVIDIA. Far from being merely the successor to GT200, Fermi is the outcome of a radical rethinking of the role, purpose, and capability of the GPU.

Rather than taking the simple route of adding execution units, the Fermi team has tackled some of the toughest problems of GPU computing. The importance of data locality is recognized through Fermi's two level cache hierarchy and its combined load/store memory path. Double precision performance is elevated to supercomputing levels, while atomic operations execute up to twenty times faster. Lastly, Fermi's comprehensive ECC support strongly demonstrates our commitment to the high-performance computing market.

On the software side, the architecture brings forward support for C++, the world's most ubiquitous object-orientated programming language, and Nexus, the world's first integrated development environment designed for massively parallel GPU computing applications.

With its combination of ground breaking performance, functionality, and programmability, the Fermi architecture represents the next revolution in GPU computing.

Notice

ALL INFORMATION PROVIDED IN THIS WHITE PAPER, INCLUDING COMMENTARY, OPINION, NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo, CUDA, FERMI and GeForce are trademarks or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2009 NVIDIA Corporation. All rights reserved.